

WHAT IS CLAIMED IS:

1. A semiconductor test system for testing semiconductor devices, comprising:

5 a tester hardware for providing power sources to power source pins of a semiconductor device under test (DUT) and applying a test pattern to an input pin of the DUT and evaluating an output signal of the DUT;

10 a host computer operated by a general purpose operating system for controlling an overall operation of the semiconductor test system based on a test program;

15 a configuration software for computing configuration data indicating configuration of the power sources and reference voltages of the test pattern and timing data indicating timings of activating and deactivating the power sources, reference voltages and test pattern, the configuration software computing the configuration data and timing data based on the test program prior to testing the DUT;

20 a device driver for providing a power trigger and a signal trigger to the tester hardware to trigger the timings of activating and deactivating the power sources and the reference voltages in the hardware tester; and

25 a hardware timer for producing an interrupt signal after a predetermined time defined by the device driver and sending the interrupt signal to the device driver through the host computer;

30 wherein the device driver causes to start the test pattern upon receiving the interrupt signal from the hardware timer and to deactivate the power sources to the DUT upon receiving the interrupt signal from the hardware timer.

35 2. A semiconductor test system as defined in Claim 1, wherein the device driver causes to stop the test pattern upon receiving an end of test signal generated by the tester hardware through the host computer and triggers the hardware

timer to produce an interrupt signal after a specified time interval and causes to deactivate the power sources to the DUT upon receiving the interrupt signal from the hardware timer.

5           3.    A semiconductor test system as defined in Claim 1, wherein the device driver is a software configured to respond to the interrupt signal through the host computer in a timely fashion with a minimal time latency and with high priority.

10           4.    A semiconductor test system as defined in Claim 1, wherein the device driver is designed to respond to the interrupt signal generated by the hardware timer or an interrupt signal generated by the tester hardware.

15           5.    A semiconductor test system as defined in Claim 1, wherein the tester hardware includes a hardware control circuitry for formatting the test pattern based on the reference voltages defined by the configuration data from the configuration software and for forming the power sources for the DUT defined by the configuration data from the configuration software.

20           6.    A semiconductor test system as defined in Claim 5, wherein the tester hardware further includes a comparator for comparing the output signal of the DUT with an expected signal and producing a failure signal when detecting mismatch between the output signal and the expected signal, and an end of test logic for producing an end of test signal when  
25           receiving the failure signal from the comparator.

30           7.    A semiconductor test system as defined in Claim 6, wherein the host computer produces an interrupt signal upon receiving the end of test signal from the tester hardware and provides the interrupt signal to the device driver.

          8.    A semiconductor test system for testing semiconductor devices, comprising:

          a tester hardware for providing power sources to power source pins of a semiconductor device under test  
35           (DUT) and applying a test pattern to an input pin of the



sources for the DUT defined by the configuration data determined by the computing means.

5        11. A semiconductor test system as defined in Claim 8, wherein the tester hardware further includes a comparator for comparing the output signal of the DUT with an expected signal and producing a failure signal when detecting mismatch between the output signal and the expected signal, and an end of test logic for producing an end of test signal when receiving the failure signal from the comparator.

10        12. A semiconductor test system as defined in Claim 8, wherein the host computer produces an interrupt signal upon receiving the end of test signal from the tester hardware.